





Way Accessed	New LRU bits					
	0-MRU-1	0-MRU-2	0-MRU-3	1-MRU-2	1-MRU-3	2-MRU-3
0	1	1	1	N/C	N/C	N/C
1	0	N/C	N/C	1	1	N/C
2	N/C	0	N/C	0	N/C	1
3	N/C	N/C	0	N/C	0	0
0,1	X	1	1	1	1	N/C
0,2	1	X	1	0	N/C	1
0,3	1	1	X	N/C	0	0
1,2	0	0	N/C	X	1	1
1,3	0	N/C	0	1	X	0
2,3	N/C	0	0	0	0	X

**Fig. 2**



Function Unit Dispatch Pattern

Fig. 3




Pipeline Timing Diagram

*Fig. 4*

31	26	25	21	20	16	15	11	10	6	5	0
Special 0000000	RS		RT		MASK		LDX 00000		XSTREAM 110111		
Special 0000000	RS		RT		MASK		STX 00001		XSTREAM 110111		

Masked Load/Store Instructions

Fig. 5




LDX/STX Mask Registers

Fig. 6

31	26	25	21	20	16	15	11	10	6	5	0
Special 0000000			RS		RT		RD		ADDX 00010		XSTREAM 110111
Special 0000000			RS		RT		RD		SUBX 00011		XSTREAM 110111

Special Arithmetic Instructions

Fig. 7



Siesta Instruction

Fig. 8



31	26	25	21	20	16	15	11	10	6	5	0
Special 0000000	RS	00000	RD	GETSPC 10000	XSTREAM 110111						
Special 0000000	RS	00000	00000	FREESPC 10001	XSTREAM 110111						

PMU - Packet Memory Instructions

Fig. 9

31	26	25	21	20	16	15	11	10	6	5	0
Special 0000000	RS		00000		00000		00000	PKTEXT 10010	XSTREAM 110111		
Special 0000000	RS		RT		RD			PKTINS 10011	XSTREAM 110111		
Special 0000000	RS		RT		00000			PKTDONE 10100	XSTREAM 110111		
Special 0000000	RS		RT		00000			PKTMOVE 10101	XSTREAM 110111		
Special 0000000	RS		RT		00000			PKTUPD 10110	XSTREAM 110111		
Special 0000000	RS		RT		ITEM			PKTPR 10111	XSTREAM 110111		
Special 0000000	RS		RT		00000			PKTMAR 11010	XSTREAM 110111		
Special 0000000	RS		000000		RD			PKTACT 11011	XSTREAM 110111		

PMU - Queuing System Instructions

Fig. 10

31	26	25	21	20	16	15	11	10	6	5	0
Special 0000000	00000	00000	00000	00000	00000	00000	00000	RELEASE 11000	XSTREAM 110111		
Special 0000000	RS	00000	RD	00000	00000	00000	00000	GETCTX 11001	XSTREAM 110111		

PMU - RTU Instructions

Fig. 11





Fig. 12

31	29	28	27	23	22	16	15	8	7	5	4	3	2	1	0
000	C	U	0	00000	B E V	000000	IM	000	KSU	0	E X L	IE			


Status Register

Fig. 13




Cause Register

Fig. 14



Global Cause Register

Fig. 15




Extended Interrupt Mask Register

Fig. 16









Global Extended Interrupt Pending Register

Fig. 18




**PMU/SPU Interface**

**Fig. 19**




**SIU/SPU Interface**

**Fig. 20**



**Performance Counter Interface**

***Fig. 21***



**Fig. 22**

<u>BEV</u>	<u>Cause</u>	<u>Virtual Address</u>	<u>Physical Address</u>	<u>Memory Type</u>
1	Reset	BFC00000	01FC00000	uncached
1	TLB Refill	BFC00200	01FC00200	uncached
1	General	BFC00380	01FC00380	uncached
0	TLB Refill	80000000	0000000000	determined by KO
0	General	80000180	0000000180	determined by KO
0	XCInterrupt	80000480	0 000000480	determined by KO
0	Activation	(VA Configurable within the PMU)		

## XCaliber Vectors


*Fig. 23*

<u>Exceptions</u>	<u>Cause Code</u>
Address Error - Instruction	4
Address Error - Data Load	4
Address Error - Data Store	5
TLB refill - Instruction	2
TLB invalid - Instruction	2
TLB refill - Data Load	2
TLB refill - Data Store	3
TLB invalid - Data Load	2
TLB invalid - Data Store	3
TLB modify - Data Store	1
Bus error - Instruction	6
Bus error - Data	7
Integer overflow	12
Trap	13
System Call	8
Breakpoint	9
Reserved instruction	10
Coprocessor unusable	11
Watch	23
Interrupt	0
XC Interrupt	0

**List of Vector Exceptions**

***Fig. 24***





Context Number Register

Fig. 25




<u>Current State</u>	<u>SIU Input</u>	<u>Dispatched one instruction this cycle</u>	<u>Next State</u>
Run	Run	X	Run
	Idle	X	Idle
	Step	X	Stop
Run Idle	Run	X	Run
	Idle	X	Idle
	Step	X	Step
Step	Run	X	Run
	Idle	X	Idle
	Step	0	Step
Step Idle	Step	1	Step_Idle
	Run	X	Run
	Idle	X	Idle
	Step	X	Step_Idle

**Operation of the OCI State Machine**

***Fig. 27***

<u>Bit Value</u>	<u>Type</u>
000	Branch Not Taken
001	Branch Taken
010	JMP, ERET
011	Exception - TLB Refill
100	Exception - General Exception
101	Exception - Packet Load Exception
110	Exception - Extended Interrupt
111	Invalid

***Fig. 28***



**Fig. 29**